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Abstract-This paper proposes a new single-switch gate-driver
circuit to drive a low-side power transistor at high frequencies
with rapid turn-ON and turn-OFF transitions. The characteris-
tics of the proposed topology include fast dynamic response, smaU
energy storage requirements, and flexible design. Conventional
gate drivers are used up to frequencies around 5 MHz and need
at least two transistors. In this study, detailed description, design
procedure, and power loss analysis of the proposed topology are
presented. The introduced circuit exhibits fast switching speed
and low gate-drive loss. Simulation and experimental results
showing performance of the new topology are provided to validate
the theory. The prototype of the gate driver for power transistors
is designed, simulated, and tested at 20 MHz.
Index Terms-Gate driver, power MOSFET driver, resonant
gate driver, low switching loss, high-frequency ZVS operation.
I. INTRODUCTION
L
+
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With the advancement of the electronic industry, the demand
for power converters with high density, high efficiency, and
low cost is increasing [1]. The gate-driver circuit forms an
important interface between a power electronic stage and a
control stage [2]. Commonly used gate drivers such as class-
D and class-DE, which have at least two transistors, can be
used at frequencies up to about 5 MHz, [3], [4]. However, their
suffering losses are very high. Many challenges encountered,
while driving transistors at frequencies above 5 MHz. For
example, in converter with multiple transistors, it is difficult
to implement high-side gate driver and provide dead time on
the order of a few nanoseconds [5], [6]. Therefore, a topology
with a single switch such as that proposed in this paper has
advantages, especially for operation at high switching frequen-
cies [7]. The sizes of magnetic components and capacitors in
the circuit are inversely dependent on frequency [8]. Therefore,
the inductance in the proposed gate driver is reduced. More-
over, the output capacitance Cos s and the input capacitance
Ciss of the power MOSFETs in the gate driver are small to
minimize the switching energy loss [9], [to]. A soft-switching
technique is utilized to reduce switching loss in the driving
power MOSFET [II]. Thus, the switching loss is alleviated.
Since high operation frequencies increase switching loss, a
loss analysis of the gate driver is presented to predict the
overall loss. The main objectives of this paper are to introduce
a new topology of gate-drive circuit to drive power transistors
at high frequency and to present its analytical equations. The
operation of the proposed gate-drive circuit is explained in
detail. The presented topology is based on Class-E circuit,
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Fig. I. Proposed single-switch gate-drive circuit.
which increases the output voltage with respect to the input
voltage [12], [13]. Therefore, it can drive a power MOSFET
even when low voltage is available. The new design achieves
small passive energy storage components, fast response, and
low design complexity. These advantages make the proposed
gate-driver topology suitable for applications that require high
frequency operation such as RF power converters and telecom
power supplies.
II. DESIGN OF PROPOSED GATE DRIVER TOPOLOGY
Fig. 1 shows the proposed single-switch gate-drive circuit.
It consists of a DC input voltage VI, a switch M, and
an inductor L. The switch M is a power MOSFET and
its source is connected to the ground. It is desirable that
the drain-source voltage waveform of the driver switch M
satisfies zero-voltage-switching (ZVS) and allows for variable
duty ratio. The inductor L behaves like a current source to
supply the charge to the power transistor input capacitance
Ciss . The voltage VGS is the gate-source voltage across the
transistor input capacitance Ciss , which should be charged and
discharged. We focus on identifying characteristic network in
the circuit and provide a flexible value of duty cycle to the
driven power MOSFET M D to achieve a rapid turn-ON and
turn-OFF of drain-source voltage. The analysis is based on
the ON-state and the OFF-state of the switch M. For the ON
interval, the transistor M behaves as a switch with a resistance
(5)
(9)
(11)
(10)
O<t ~ DT
DT<t ~ T.
V LZo = .
Ciss + Coss
DT<t ~ T
and
is(t) = { ~L(t)
where
ves(t) = VI + Acos(wot) + Bsin(wot), (8)
where the resonance angular frequency is
1
wo = ,JL (Ciss + Coss)
Coss is the output capacitance of the driving transistor M,
and Ciss is the input capacitance of the driven transistor MD.
A and B are arbitrary constants. To solve constants A and
B, two initial conditions are needed. The gate-source voltage
ves is known to be 0 at t = DT+ because the transistor M
turns OFF at t = DT. In other words, the gate driver provides
ves = 0 just before the power MOSFET MD turns ON. Thus,
In this time interval, the power transistor M is OFF and its
current is is zero. Thus, the gate-source voltage of the power
switch MD rises from zero to a maximum value and then
decreases to zero as shown in Fig. 2. During this interval, the
inductor operates as a current source that supplies the charge
to the driven transistor input capacitance Ciss and the gate
current ie is equal to the inductor current iL. The following
assumptions are made: a) the capacitance Ciss is linear and its
initial value is zero, b) the gate resistance Rg and the inductor
resistance rL are neglected. Since ic = iL = ie,
t t
dves(t) 1 J 1 J(Ciss + Coss) dt = L vLdt = L [VI - ves(t)] dt.
DT DT (6)
By taking the derivative of both sides with respect to time,
~~s ~s ~
-- + (7)
dt2 (Ciss + Coss) L (Ciss + Coss) L'
Equation (7) is a second-order non-homogenous differential
equation. The solution of this equation has two components:
general solution (homogenous) and particular solution, to give
the total solution as
B. Switch-OFF
where fs is the switching frequency and a = fsl fa. From (3),
. 6.iL DVI 7fDVI .
~L(O) = -- = -- = --- = -~d27fD). (4)
2 2fs L aZo
During this interval, the inductor current iL is flowing through
the switch M. In other words, the switch M supports a low-
impedance path to the ground. Thus, the switch current is
is
(2)
t
TDT
O<t ~ DT
Vth L-.- ..L- ..i.....
VGS
Hence, the peak-to-peak inductor current ripple over a time
interval DT is
6.. =. (DT) _ . (0) = VID = 27fDVI = 27fDVI (3)
~L ~L ~L f L L Z'
s awo a a
Fig. 2. Waveforms of the proposed gate driver. From top to bottom: drive
signal, inductor current, switch current, gate current, and gate-source voltage.
ron. It operates with an infinite resistance during the OFF
interval. The current flowing through the capacitances Coss
and Ciss forms a soft-switching voltage at both transitions.
The driving transistor M is operating under ZVS condition,
eliminating the switching losses. The switch M can be driven
at any duty cycle D, which is determined as switch ON time
ton divided by the total period T. The ideal waveforms of the
proposed gate driver over one period are shown in Fig. 2.
The circuit operation is explained in two operating modes
depending on the switch M state.
In this time interval, the power transistor M is ON and its
drain-source voltage is zero. The output voltage across the
capacitance Ciss is zero because the voltage across the switch
AI is zero. The switch current is is equal to the inductor
current iL, while the gate current ie is zero. Therefore, the
capacitance Ciss is discharged during this time interval and
the power MOSFET M D remains OFF. When the switch M
is ON, the voltage across the inductor VL is equal to the
input voltage VI. During this interval, the inductor current
iL increases linearly and its waveform starts from an initial
value iL(O). Since the switch M is ON, the voltage across the
inductor is equal to the input voltage VI.
t
idt) = ±Jvdt)dt + idO) = it + idO). (1)
o
At the end of this interval, the inductor current iL at DT is
A. Switch-ON
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TABLE I
LIST OF COMPONENTS FOR GATE DRIVER AT is = 20 MHz
As aforementioned, the gate current supplies the charge to the
input capacitance Ciss and pulls the charge from the input
capacitance when the switch M OFF. The gate current is
expressed as
(18)
In the gate resistance Rg of the power MOSEFT at switching
frequency fs, the power dissipated is
2 Vl(l - D)2 (1 -D)
PRg = IC(rms)Rg = flL2 ~.
5 f---+----l
20 t---+----t--+----+--t--_+_
o
~
Q)
~ 10 f---+---l
.3
Fig. 3. Calculated losses at VI = 4 V and 20 MHz switching frequency.
~ 15
.s
(12)
(13)
192.48 nH, 0.1 0
Value I
VRFI48A
Ciss = 160 pF, Cos s = 40 pF, C TSS = 2.6 pF
VDS = 170 V, IDS = 6 A, Rg = 0.3 0
Qg = 3.2 nC, rDS = 1.20
1 71"D 1
1 - cos -271"(1 - D) + - sin -271"(1 - D) = O.
a a a
L, rL
Components
Si MOSFET
M,MD
VI [ 1ic(wst) = Zo sin;:(wst-271"D)
71"D 1 ]+ - cos -(wst - 271"D) .
a a
Setting the ZVS condition vcs(271") = 0 in (10) yields the
relationship between a and D
This solution of this transcendental equation produces a =
0.7742 for D = 0.5. The maximum value of vcs occurs at
wstv = 4.6946 rad = 268.98° and it is VCSmax/VI = 3.2629
for D = 0.5. The specifications of the proposed gate-driver
components are given in Table I.
To determine the loss dissipation in the internal gate resistance
Rg of the power transistor M D , assuming that Ic is the root-
mean-square (rms) value of the gate current. It flows through
the gate terminal of the power transistor during ton and to!!
respectively. According to (12), the rms value of the gate
current ic is
(21)
(20)
The inductor conduction loss is
2 Vi [D3 +(1-D)3]
PrL = IL(rms)rL = flL2 12 rL·
From the above equations of loss analysis, we determine the
total dissipative power loss Pdiss in the gate driver as follow:
III. DESIGN, SIMULATION, AND EXPERIMENTAL RESULTS
A. Gate-Driver Design
The gate driver is designed for the switching frequency fs =
20 MHz. The driving and driven transistors were VRFI48A,
whose data are listed in Table I. The resonance frequency
was fa = fs/a = 20 X 106 /0.7742 = 25.833 MHz. The
total capacitance C = Cds(MD) + Ciss(M) = Coss - Crss +
Ciss = 40 - 2.6 + 160 = 197.4 pF. Hence, L = l/(Cw~) =
192.48 nH, Zo = .jL/C = 31.22 n, and Q = woL/(Rg +
rL) = 31.22/(0.3 + 0.1) = 78.05. The supply voltage VI was
selected to be 4 V and load resistance RL was 25 n. According
to (21), the input current Ir is calculated and its value was 4.8
mAo The peak value of gate-source square voltage waveform
VCS of the driving transistor M was 4 V for D = 0.5, safely
- V2 2 - VI VD3 + (1 - D)3
IL(rms) -ISrms + ICrms - fsL 12
(19)
The conduction power loss in the inductor L is dissipated in
the internal resistance r L of the device. Since air-core inductor
is used, the inductor core power losses are negligible. To
compute the nns of the inductor current iL, we can assume
that the transition of current i L in complete switching period
T is approximately a triangular with peak-to-peak 6.iL [14].
The rms inductor current IL(rms) is
(16)
(14)
(17)
(15)
T
~ J '2 ( ) d = VI(l - D) J1 - D
T 2C t t fsL 12'
DT
Is(rms) =
IC(rms) =
yielding rms current IS(rms) of the switch
DT
-T
1 Ji~(t) dt = ~I DVJ5.12fsL
o
The conduction power loss in the switch M is
2 D (VI D)2Pron = IS(rms)ron = 12 fsL ron·
C. Loss Analysis
Due to switch power on-resistance ron, the conduction loss
is determined by calculating the rms current Is(rms) of the
switch current is. When the switch M is ON, the switch
current is can be expressed
. VI VI
2S = L t - 2L DT,
978-1-5386-4881-0/18/$31.00 ©2018 IEEE
Action
-W
\:
I~e~:::
Folder
Save
TEK0006.EPS
CH2 f 3.33V
20.0001MHz
M Pos: -11.60ns SAVE/RECD Trig'd
CH2 2.00VE\..! M 10.0ns
CH4 200mAE\oJ 1-Feb-18 09:21
JL
(V) oilS)
30.0
vDS
20.0
~
10.0
Tek
I(s)
7.4u
Fig. 5. Gate-source and drain-source voltages of driven power MOSFET.
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Fig. 6. The VGS and iL waveforms of proposed gate driver.
IV. CONCLUSION
A new sinusoidal gate driver has been introduced. It has a
low component count. It is useful as a low-side gate-drive
circuit at high operating frequencies due to small energy
storage passive components and low complexity. The transient
response was fast as compared to conventional gate drivers.
The circuit was designed, built, and tested. A good agreement
between theoretically produced and the measurements was
observed. This technique is suitable for telecom and RF
applications that operate in the switching-mode from a few
MHz to tens of MHz.
is driven by the proposed gate driver, enabling the duty cycle
to be adjusted with fixed frequency. In addition, same power
MOSFET is used as switch M in the gate-driver circuit. The de
supply was applied through the inductor L. All components of
the gate driver were measured, using an HP4194A Impedance
Analyzer. Fig. 6 shows the experimentally obtained waveforms
of the gate-source voltage and the inductor current. They were
measured at supply voltage VI =4 V, supply current h =0.02
A, and the input power PI =80 mW. The duty cycle is variable
between D = 0.2 to 0.8, and the operating frequency is = 20
MHz. The maximum value of gate-source voltage VCSmax
was 10 V at D = 0.5
6.35u6.3u
I(s)
6.25u6.2u
(A) ol(S)
,.a~'L
<1:~-'--
-1.a 0 0 (A) ol(S)
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Fig. 4. Waveforms of inductor current, gate current, and gate-source voltage.
within the manufacturers rating of 40 V (4/40 = 0.1). The
maximum value of gate-source voltage VCSmax = 3.2629 x
4 = 13.05 V. According to above loss analysis, the power
losses are shown in Fig. 3 at 20 MHz switching frequency.
The total loss of the proposed gate driver was 19.12 mW. The
conduction loss PrL in resonant inductor resistance r L was
2.25 mW and the gate-resistance loss PRg = 3.37 mW. It can
be noticed that the loss in on-resistor Pron = 13.5 mW was
dominant due to high on-resistance of the power switch M.
10.0
a.at::=i-~=-:::i-~:=::::JL~
-1a.aJi======i======i====~
B. Simulation
Based on the circuit operation and design approach pre-
sented in Sections II, the gate driver was designed, and tested
with a fixed resistive load of the driven MOSFET MD. The
Si power MOSFETs were utilized in the proposed gate driver
and as a driven switch. The SaberRD software was used to
observe the waveforms of the gate driver at constant switching
frequency 20 MHz. The input voltage VI was 4 V. To get ZVS,
the components were adjusted so that C = 280 pF and L =
135 nH. The magnitude of the gate-source voltage depends on
the duty cycle D. The maximum value of gate-source voltage
VCSmax was 13.72 V at D = 0.5 and VCS(max) = 22 V
at D = 0.8. Fig. 4 shows the inductor current, gate current,
and gate-source voltage waveforms for the entire cycle. It can
be noticed that the power transistor input capacitance Ciss
is charged/discharged when the switch M is OFF. The gate-
source and drain-source voltages of the driven power transistor
M D were captured during the turn-on transition as shown in
Fig. 5. A quick turn-on transition time with large slew rate is
observed (rising time 3 ns and falling time 4 ns), indicating
that high-speed switching is achieved. The performance of the
new gate driver proves many features that the topology has
over conventional designs. Particularly, it proves high-speed
transient response, small storage components, and low-design
complexity for high-frequency operation.
C. Experimental Results
An VRF148A MOSFET (170 V, 6 A) from Microsemi
Technologies was used as the switching device in the circuit. It
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